

- ☒ Tentative Specification
- ☐ Preliminary Specification
- ☐ Approval Specification

MODEL NO.: G121XCE
SUFFIX: LM2

Customer:

APPROVED BY

SIGNATURE

Name / Title

Note

Please return 1 copy for your confirmation with your signature and comments.

Approved By	Checked By	Prepared By
林秋森	吳承旻	馬守勝

CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURE	5
1.3 APPLICATION	5
1.4 GENERAL SPECIFICATIONS	5
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
2.2 ELECTRICAL ABSOLUTE RATINGS	8
2.2.1 TFT LCD MODULE	8
2.2.2 BACKLIGHT UNIT	8
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD MODULE	9
3.2 BACKLIGHT UNIT	10
4. BLOCK DIAGRAM	12
4.1 TFT LCD MODULE	12
5. INPUT TERMINAL PIN ASSIGNMENT	13
5.1 TFT LCD MODULE	13
5.2 BACKLIGHT UNIT(Converter connector pin).....	14
5.3 COLOR DATA INPUT ASSIGNMENT	15
6. INTERFACE TIMING	16
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	16
6.2 POWER ON/OFF SEQUENCE.....	18
6.3 THE INPUT DATA FORMAT	20
6.4 SCANNING DIRECTION	21
7. OPTICAL CHARACTERISTICS	21
7.1 TEST CONDITIONS	21
7.2 OPTICAL SPECIFICATIONS	21
8. RELIABILITY TEST CRITERIA	25
9. PACKAGING.....	26
9.1 PACKING SPECIFICATIONS	26
9.2 PACKING METHOD	26
9.3 UN-PACKING METHOD	27
10. DEFINITION OF LABELS.....	28
10.1 INX MODULE LABEL	28
11. PRECAUTIONS	29
11.1 ASSEMBLY AND HANDLING PRECAUTIONS.....	29

11.2 STORAGE PRECAUTIONS.....	29
11.3 OTHER PRECAUTIONS.....	30
12. MECHANICAL CHARACTERISTICS	31
Appendix. SYSTEM COVER DESIGN NOTICE	33

REVISION HISTORY

Version	Date	Page	Description
0.0	31 Mar 2025	All	Tentative Specification was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

G121XCE-LM2 is a 12.1" TFT Liquid Crystal Display IA module with LED Backlight units and 20 pins LVDS interface. This module supports 1024 x 768 XGA mode and can display 16.7M/262k colors.

The PSWG is to establish a set of displays with standard mechanical dimensions and select electrical interface requirements for an industry standard 12.1" XGA LCD panel and the LED driving device for Backlight is built in PCBA.

1.2 FEATURE

- XGA (1024 x 768 pixels) resolution
- DE (Data Enable) only mode
- LVDS Interface with 1pixel/clock
- PSWG (Panel Standardization Working Group)
- Wide operating temperature.
- RoHS compliance

1.3 APPLICATION

- TFT LCD Monitor
- Factory Application
- Amusement

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Diagonal Size	12.1	inch	(1)
Active Area	245.76(H) x 184.32(V)	mm	
Bezel Opening Area	249.0 x 187.5	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1024 x R.G.B. x 768	pixel	-
Pixel Pitch	0.240(H) x 0.240(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262k/16.7M	color	-
Display Mode	Normally black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Module Power Consumption	7.83W (white pattern)	W	Typ. (3)

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	260	260.5	261	mm	(1)
	Vertical(V)	203.5	204	204.5	mm	
	Depth(D)	7.95	8.45	8.95	mm	
Bezel Area	Horizontal	248.5	249	249.5	mm	-
	Vertical	187	187.5	188	mm	-
Active Area	Horizontal	-	245.76	-	mm	-
	Vertical	-	184.32	-	mm	-
Weight		415	435	455	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Operating Ambient Temperature	T _{OP}	-30	+70	°C	(1)(2)
Storage Temperature	T _{ST}	-40	+80	°C	(1)(2)

Note (1)

- (a) 90 %RH Max.
- (b) Wet-bulb temperature should be 39 °C Max.
- (c) No condensation.

Note (2) Panel surface temperature should be 65°C max under V_{cc}=3.3V, f_r =60Hz, typical LED string current, 25°C ambient temperature, and no humidity control . Any condition of ambient operating temperature the surface of active area should be keeping not higher than 65°C..



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	4	V	(1)

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Converter Voltage	V _i	-0.3	18	V	(1) , (2)
Enable Voltage	EN	-0.3	5.5	V	
Backlight Adjust	ADJ	-0.3	5.5	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for LED (Refer to 3.2 for further information).



3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Supply Voltage	V_{CC}	3.0	3.3	3.6	V	
Ripple Voltage	V_{RP}	-	-	200	mVp-p	
Inrush Current	I_{INRUSH}	-	-	2	A	(2)
Power Supply Current	White	-	553.8	656.8	mA	(3)a
	Black	-	323.0	374.0	mA	(3)b
LVDS differential input voltage	V_{id}	100	-	600	mV	
LVDS common input voltage	V_{ic}	1.0	1.2	1.4	V	
Power Consumption	P_L	-	1827.54	2167.31	mW	
Differential Input Voltage for LVDS Receiver Threshold	"H" Level	+100	-	-	mV	
	"L" Level	-	-100	-	mV	
Terminating Resistor	R_T	-	100	-	Ohm	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:




Note (3) The specified power supply current is under the conditions at $V_{DD} = 3.3V$, $T_a = 25 \pm 2^\circ C$, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern



Active Area

b. Black Pattern




Active Area

3.2 BACKLIGHT UNIT

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Converter Input Voltage		V_i	10.8	12.0	13.2	V_{DC}	(Duty 100%)
Converter Input Ripple Voltage		V_{iRP}	-	-	500	mV	
Converter Input Current		I_i	-	0.8	1.0	A_{DC}	@ $V_i = 12V$ (Duty 100%)
Converter Inrush Current		I_{iRUSH}	-	-	3.0	A	@ V_i rising time = 20ms ($V_i = 12V$)
Backlight Power Consumption		P_{BL}	4.8	6	7.8	W	@ $V_i = 12V$ (Duty 100%)
EN Control Level	Backlight on	ENLED (BLON)	2.0	3.3	5.0	V	
	Backlight off		0	-	0.3	V	
PWM Control Level	PWM High Level	Dimming (E_PWM)	2.0	-	5.0	V	
	PWM Low Level		0	-	0.15	V	
PWN Noise Range		V_{Noise}	-	-	0.1	V	
PWM Control Frequency		f_{PWM}	190	200	20k	Hz	(2)
PWM Dimming Control Duty Ratio		-	5	-	100	%	(2), @ $190Hz < f_{PWM} < 1kHz$
			20	-	100	%	(2), @ $1kHz \leq f_{PWM} < 20kHz$
LED Life Time		L_{LED}	50,000		-	Hrs	(3)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) At 190 ~1kHz PWM control frequency, duty ratio range is restricted from 5% to 100%.


1K ~20kHz PWM control frequency, duty ratio range is restricted from 20% to 100%.

If PWM control frequency is applied in the range from 1KHz to 20KHZ, The “non-linear” phenomenon on the Backlight Unit may be found. So It’ s a suggestion that PWM control frequency should be less than 1KHz.

Note (3) The lifetime of LED is estimated data and defined as the time when it continues to operate under the conditions at $T_a = 25 \pm 2 \text{ }^{\circ}\text{C}$ and Duty 100% until the brightness becomes $\leq 50\%$ of its original value. Operating LED at high temperature condition will reduce life time and lead to color shift.

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE


Pin	Name	Description	Remark
1	RX3+	Differential Data Input, CH3 (Positive)	
2	RX3-	Differential Data Input, CH3 (Negative)	
3	NC	NC	
4	SEL68	LVDS 6/8 bit select function control, Low → 6 bit Input Mode High → 8bit Input Mode	Note (3) (4)
5	GND	Ground	
6	RXC+	Differential Clock Input (Positive)	
7	RXC-	Differential Clock Input (Negative)	
8	GND	Ground	
9	RX2+	Differential Data Input , CH2 (Positive)	
10	RX2-	Differential Data Input , CH2 (Negative)	
11	NC	For LCD internal use only, Do not connect	
12	RX1+	Differential Data Input , CH1 (Positive)	
13	RX1-	Differential Data Input, CH1 (Negative)	
14	NC	For LCD internal use only, Do not connect	
15	RX0+	Differential Data Input, CH0 (Positive)	
16	RX0-	Differential Data Input, CH0 (Negative)	
17	NC	NC	
18	NC	NC	
19	VCC	Power supply	
20	VCC	Power supply	

Note (1) Connector Part No.: P-Two 187191-20101-3 or equivalent.

Note (2) User's connector Part No.: JAE FI-SE20ME or equivalent.

Note (3) "Low" stands for 0V. "High" stands for 3.3V.

Note (4) SEL68.




5.2 BACKLIGHT UNIT(Converter connector pin)

Pin	Symbol	Description	Remark
1	V _i	Converter input voltage	12V
2	V _i	Converter input voltage	12V
3	V _i	Converter input voltage	12V
4	V _i	Converter input voltage	12V
5	V _{GND}	Converter ground	Ground
6	V _{GND}	Converter ground	Ground
7	V _{GND}	Converter ground	Ground
8	V _{GND}	Converter ground	Ground
9	EN	Enable pin	3.3V, Note (3)
10	ADJ	Backlight Adjust	PWM Dimming (190-210Hz, Hi: 3.3V _{DC} , Lo: 0V _{DC}), Note (3)

Note (1) Connector Part No.: 91208-01001-H01 (ACES) or equivalent.

Note (2) User's connector Part No.: 91209-01011 (ACES) or equivalent.

Note (3) EN(BLON), ADJ(E_PWM) as shown below :



5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	
Gray Scale Of Blue	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	

Note (1)0: Low Level Voltage, 1: High Level Voltage

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Clock	Frequency	F _c	57.7	65	73.6	MHz	-
	Period	T _c	13.6	15.4	17.3	ns	
	Input cycle to cycle jitter	T _{rdl}	---	---	200	ns	(a)
	Input Clock to data skew	TLVCCS	-0.02*T _c	---	0.02*T _c	ps	(b)
	Spread spectrum modulation range	F _{clkin_mod}	0.987*F _c	---	1.013*F _c	MHz	(c)
	Spread spectrum modulation frequency	F _{SSM}	---	---	200	KHz	
	High Time	T _{ch}	---	4/7	---	T _{ch}	
	Low Time	T _{cl}	---	3/7	---	T _{ch}	
Vertical Display Term	Frame Rate	Fr	---	60	---	Hz	T _v =T _{vd} +T _{vb}
	Total	T _v	776	806	838	Th	-
	Active Display	T _{vd}	768	768	768	Th	-
	Blank	T _{vb}	8	38	70	Th	-
Horizontal Display Term	Total	T _h	1240	1344	1464	T _c	T _h =T _{hd} +T _{hb}
	Active Display	T _{hd}	1024	1024	1024	T _c	-
	Blank	T _{hb}	216	320	440	T _c	-


Note (1) Because this module is operated by DE only mode, Hsync and Vsync input signals should be set to low logic level or ground. Otherwise, this module would operate abnormally.

Note (2) The T_v(T_{vd}+T_{vb}) must be integer, otherwise, the module would operate abnormally.


INPUT SIGNAL TIMING DIAGRAM




TIMING DIAGRAM of LVDS




Note (a) The input clock cycle-to-cycle jitter is defined as below figures. $T_{rd} = |T_1 - T_1|$



Note (b) Input Clock to data skew is defined as below figures.




Note (c) The SSCG (Spread spectrum clock generator) is defined as below figures.



6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD assembly, the power on/off sequence should be as the diagram below.




Parameter	Value			Units
	Min	Typ	Max	
T1	0.5	-	10	ms
T2	0	-	50	ms
T3	0	-	50	ms
T4	500	-	-	ms
T5	450	-	-	ms
T6	200	-	-	ms
T7	10	-	100	ms
T8	10	-	-	ms
T9	10	-	-	ms
T10	20	-	50	ms

Note:

- (1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
- (2) When the backlight turns on before the LCD operation of the LCD turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.
- (6) INX won't take any responsibility for the products which are damaged by the customers not following the Power Sequence.
- (7) There might be slight electronic noise when LCD is turned off (even backlight unit is also off). To avoid this symptom, we suggest "Vcc falling timing" to follow "T7 spec".

6.3 THE INPUT DATA FORMAT



Note (1) R/G/B data 7: MSB, R/G/B data 0: LSB

Note (2) Please follow PSWG

Signal Name	Description	Remark
R7 R6 R5 R4 R3 R2 R1 R0	Red Data 7 (MSB) Red Data 6 Red Data 5 Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB)	Red-pixel Data Each red pixel's brightness data consists of these 8 bits pixel data.
G7 G6 G5 G4 G3 G2 G1 G0	Green Data 7 (MSB) GreenData 6 GreenData 5 GreenData 4 GreenData 3 GreenData 2 GreenData 1 GreenData 0 (LSB)	Green-pixel Data Each green pixel's brightness data consists of these 8 bits pixel data.
B7 B6 B5 B4 B3 B2 B1 B0	Blue Data 7 (MSB) Blue Data 6 Blue Data 5 Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB)	Blue-pixel Data Each blue pixel's brightness data consists of these 8 bits pixel data.
RXCLKIN+ RXCLKIN-	LVDS Clock Input	
DE	Display Enable	
VS	Vertical Sync	
HS	Horizontal Sync	

Note (3) Output signals from any system shall be low or Hi-Z state when VCC is off.

6.4 SCANNING DIRECTION

The following figures show the image see from the front view. The arrow indicates the direction of scan.



PCBA on the Top side

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	According to typical value and tolerance in "ELECTRICAL CHARACTERISTICS"		
Input Signal			
PWM Duty Ratio	D	100	%

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown here and all items are measured at the center point of screen unless otherwise noted. The following items should be measured under the test conditions described above and stable conditions shown in Note (5).

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Color Chromaticity	Red	R _x	$\theta X=0^{\circ}$, $\theta Y=0^{\circ}$ Grayscale Maximum	(0.600)	(0.650)	(0.700)	-	(1), (5)
		R _y		(0.293)	(0.343)	(0.393)	-	
	Green	G _x		(0.274)	(0.324)	(0.374)	-	
		G _y		(0.555)	(0.607)	(0.655)	-	
	Blue	B _x		(0.103)	(0.153)	(0.203)	-	
		B _y		(0)	(0.042)	(0.092)	-	
	White	W _x		0.263	0.313	0.363	-	
		W _y		0.279	0.329	0.379	-	
Center Luminance of White		L _C		400	500		-	(4), (5)
Contrast Ratio		CR		700	1000	-	-	(2), (5)
Response Time		T _R	$\theta_x=0^{\circ}$, $\theta_Y=0^{\circ}$	-	13	18	ms	(3)
		T _F		-	12	17	ms	
White Variation		δW	$\theta_x=0^{\circ}$, $\theta_Y=0^{\circ}$	72	80	-	%	(5), (6).
Viewing Angle	Horizontal	θ_{x+}	CR≥10	85	89	-	Deg.	(1), (5)
		θ_{x-}		85	89	-		
	Vertical	θ_{Y+}		85	89	-		
		θ_{Y-}		85	89			


Definition :

Grayscale Maximum : Grayscale 255 (10 bits: grayscale 1023 ; 8 bits : grayscale 255 ; 6 bits: grayscale 63)

White : Luminance of Grayscale Maximum (All R,G,B)

Black : Luminance of grayscale 0 (All R,G,B)

Note (1) Definition of Viewing Angle (θ_x , θ_y):




Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression at center point.

$$\text{Contrast Ratio (CR)} = \text{White} / \text{Black}$$

Note (3) Definition of Response Time (T_R , T_F):




Note (4) Definition of Luminance of White (L_c):

Measure the luminance of White at center point.

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 40 minutes in a windless room. The measurement placement of module should be in accordance with module drawing.




Note (6) Definition of White Variation (δW):

Measure the luminance of White at 5 points.

Luminance of White : $L(X)$, where X is from 1 to 5

$$\delta W = \frac{\text{Minimum} [L(1) \text{ to } L(5)]}{\text{Maximum} [L(1) \text{ to } L(5)]} \times 100\%$$



8. RELIABILITY TEST CRITERIA

Test Item	Test Condition	Note
High Temperature Storage Test	80°C, 240 hours	(1),(2) (4),(5)
Low Temperature Storage Test	-40°C, 240 hours	
Thermal Shock Storage Test	-30°C, 0.5 hour \longleftrightarrow 70°C, 0.5 hour; 100cycles, 1 hour/cycle)	
High Temperature Operation Test	80°C, 240 hours	
Low Temperature Operation Test	-30°C, 240 hours	
High Temperature & High Humidity Operation Test	60°C, RH 90%, 240 hours	(1), (4)
ESD Test (Operation)	150pF, 330 Ω , 1 sec/cycle Condition 1 : panel contact, ± 8 KV Condition 2 : panel non-contact ± 15 KV	
Shock (Non-Operating)	50G, 11ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$ direction	
Vibration (Non-Operating)	1.5G, 10 ~ 300 Hz sine wave, 30 min/cycle, 1 cycles each X, Y, Z direction	(2), (3)

Note (1) There should be no condensation on the surface of panel during test ,

Note (2) Temperature of panel display surface area should be 65°C Max.

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Note (4) In the standard conditions, there is no function failure issue occurred. All the cosmetic specification is judged before reliability test.

Note (5) Before cosmetic and function test, the product must have enough recovery time, at least 24 hours at room temperature.

9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 18pcs LCD modules / 1 Box
- (2) Box dimensions: 465 (L) X 362 (W) X 314 (H) mm
- (3) Weight: approximately 9.3Kg (18 modules per box)

9.2 PACKING METHOD





Figure. 9-1 Packing method

Sea / Land Transportation (40ft Container)



Air Transportation




Figure. 9-2 Packing method

9.3 UN-PACKING METHOD





Figure. 9-3 UN-Packing method

10. DEFINITION OF LABELS

10.1 INX MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.




Note (1) Safety Compliance(UL logo) will open after C1 version.

(a) Model Name: G121XCE-LM2

(b) * * * * : Factory ID

(c) Serial ID: XXXXXXYMDXNNNN



Serial ID includes the information as below:

- (a) Manufactured Date: Year: 1~9, for 2021~2029
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I , O and U
- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product

11. PRECAUTIONS

11.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.


11.2 STORAGE PRECAUTIONS


- (1) When storing for a long time, the following precautions are necessary.
 - (a) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 30°C at humidity 50+-10%RH.
 - (b) The polarizer surface should not come in contact with any other object.
 - (c) It is recommended that they be stored in the container in which they were shipped.
 - (d) Storage condition is guaranteed under packing conditions.
 - (e) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition
- (2) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (3) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (4) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.
- (5) Storage must be in a fully packaged state (PET bag) and do not expose the sample (module)

11.3 OTHER PRECAUTIONS





- (1) Normal operating condition
 - (a) Display pattern: dynamic pattern (Real display)
 - (Note) Long-term static display can cause image sticking.
- (2) Operating usages to protect against image sticking due to long-term static display
 - (a) Static information display recommended to use with moving image.
- (3) Abnormal condition just means conditions except normal condition.


12. MECHANICAL CHARACTERISTICS








Appendix. SYSTEM COVER DESIGN NOTICE








1	Set Chassis and IA Module touching Mode
	  
Definition	<p>a. To prevent from abnormal display & white spot after mechanical test, it is not recommended to use spring type chassis.</p> <p>b. We suggest the contact mode between Chassis and Module rear cover is Tape/Sponge, second is Flat sheet metal type chassis.</p>


2	Tape/Sponge design on system inner surface
	 <p>The diagrams illustrate the correct and incorrect placement of Tape/Sponge on the system inner surface. The top section shows a side view of the Module, Chassis, and System rear bezel with Tape/Sponge at the interface. Below are two sets of top-down views. Each set includes a red 'X' for an incorrect design (Tape/Sponge in separate locations) and a blue circle for a correct design (Tape/Sponge as a single continuous frame around the module area). Labels include Module, Chassis, System rear bezel, and Tape/ Sponge.</p>
Definition	<p>a. To prevent from abnormal display & white spot after mechanical test, we suggest using Tape/Sponge as medium between chassis and Module rear cover could reduce the occurrence of white spot.</p> <p>b. When using the Tape/Sponge, we suggest it be lay over between set chassis and Module rear cover. It is not recommended to add Tape/Sponge in separate location. Since each Tape/Sponge may act as pressure concentration location.</p>


3	System inner surface examination
	 <p>The diagrams illustrate the system inner surface examination. The top and bottom views show the Module PCBA with a red hatched area labeled 'The hatch area'. The middle and bottom cross-sections show the Module assembly, including the PCBA, Chassis, Step, Burr, and System cover inner surface.</p>
Definition	<p>a. The hatch area on Module PCBA should keep at least 1mm gap(X,Y,Z direction) to any structure with system cover inner surface.</p> <p>b. Burr, Step, PCB protrusion may cause stress concentration. White spot may occur during reliability test.</p>


4	Material used for system rear-cover
	
Definition	<p>System rear-cover material with high rigidity is needed to resist deformation during scuffing test, hinge test, pogo test or backpack test. Abnormal display, white spot, pooling issue may occur if low rigidity material is used. Pooling issue may occur because screw's boss position for module's bracket are deformed open-close test. Solid structure design of system rear-cover may also influence the rigidity of system rear-cover. The deformation of system rear-cover should not caused interference.</p>

5	Assembly SOP examination for system front-cover with hook structure
	
Definition	<p>To prevent panel crack during system front-cover assembly process with hook structure, it is not recommended to press panel or any location that relate directly to the panel.</p>

6	Permanent deformation of system cover after reliability test
	     
Definition	<p>System cover including front cover and rear cover may deform during reliability test. Permanent deformation of system front cover and rear cover after reliability test should not interfere with panel. Because it may cause issue such as pooling, abnormal display, white spot and also cell crack.</p> <p>Note: If the interference cannot be avoided, please feel free to contract INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>


7	Design gap A between panel & any components on system rear-cover
	
Definition	<p>System cover including front cover and rear cover may deform during reliability test. Permanent deformation of system front cover and rear cover after reliability test should not interfere with panel. Because it may cause issue such as pooling, abnormal display, white spot and also cell creak.</p> <p>Note: If the interference cannot be avoided, please feel free to contract INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>

8	Design gap B between system front-cover & panel surface
	
Definition	<p>Gap between system front-cover & panel surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system front-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test or during pooling inspection procedure.</p> <p>To remain sufficient gap, design with system rib higher than maximum panel thickness is recommended.</p> <p>Note: If the interference cannot be avoided, please feel free to contract INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>

9	Design gap C between panel & system front-cover or protrusions
 <p>The diagrams illustrate the required gap 'C' between the module and the system front-cover or protrusions. In both cases, the gap is defined as the distance between the module and the front-cover, which is labeled 'C' in a blue box. The system front-cover and rear-cover are shown in cyan, and the module is in green.</p>	
Definition	<p>Gap between panel & system front-cover or protrusions is needed to prevent shock test failure. Because system front-cover or protrusions with small gap may hit panel during the test. Issue such as cell crack, abnormal display may occur.</p> <p>The gap should be large enough to absorb the maximum displacement during the test.</p> <p>Note: If the interference cannot be avoided, please feel free to contract INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>

10


Touch Application : TP and LCD Module Combination for White Line Prevention



Parameter consideration for White Line Issue :

- 1 TP VA to LCD AA distance
- 2 TP Assembly tolerance
- 3 TP Ink Printing tolerance
- 4 Sponge thickness and tolerance
- 5 Inspection/Viewing Angle specification
- 6 Polarizer edge to LCD AA distance and tolerance

Polarizer edge to LCD AA distance can be derived by "AA~Outline" – "CF Pol~Outline" with respect to INX 2D Outline Drawing on each side.



Definition


For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.


Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.

The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.




Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").


Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer reference.


11	Design distance between TP AA to LCD AA
 <p>The diagram illustrates the cross-sectional design of a display module. It shows the TP (Touch Panel) layer, TP INK, Sponge, and MODULE Frame. A red double-headed arrow labeled 'TP VA' indicates the design distance between the LCD AA and the MODULE Frame Opening. The LCD AA is shown as a grey layer, and the MODULE Frame Opening is indicated by a red dashed line. The TP layer is shown as a grey layer with a black TP INK layer on top. The Sponge layer is shown as a blue layer, and the MODULE Frame is shown as a green layer.</p>	
Definition	TP VA should avoid TP ink area covering LCD AA or causing the module frame to be exposed.


































12	Use OCR Lamination
	 <p>The diagrams illustrate the correct application of OCR (Optical Clear Resin) lamination to prevent line pooling at the edges of the display area. The top two diagrams, marked with a red 'X', show incorrect application where line pooling occurs. The bottom two diagrams, marked with a green circle, show the correct application, including OCR overflow and the addition of side glue to prevent pooling.</p>
Definition	<ol style="list-style-type: none"> 1.OCR glue as possible beyond module, in order to avoid Line Pooling 2.Add side glue to avoid Line Pooling



13	Use OCA Lamination
<p>The diagram illustrates two methods for OCA lamination to avoid line pooling. The top diagram, marked with a red 'X' and an upward arrow 'F', shows a cross-section of a display module. It labels 'Line pooling' at the edges of the 'Display Area' and 'TP or Cover Glass'. The bottom diagram, marked with a green circle and an upward arrow 'F', shows a similar cross-section but includes 'Add Side glue' at the edges, which helps prevent 'Line pooling'.</p>	
Definition	<p>1.OCA glue as possible plastered throughout the module, in order to avoid Line Pooling.</p> <p>2.Add side glue to avoid Line Pooling</p>

1	Sponge area design behind panel
<p>OK</p>  <p>NG</p> 	
Definition	Sponge area design behind panel can not be across the panel metal rear and the reflector at the same time. It can be on the reflector area only.
2	Gap between system rear-cover & panel
	
Definition	<p>The maximum thickness of sponge on the system rear-cover can not interfere to the maximum thickness of panel. Because the interference may cause stress concentration. Issues such as pooling, abnormal display, white spot, and cell crack may occur.</p> <p>Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>




3	Gap Design between panel & around structure												
<div><table><tr><th>Item</th><th>Suggestion</th><th>Remark</th></tr><tr><td>A1</td><td>$A1 \geq 0.5$</td><td rowspan="4">Gap \geq Panel outline max. tolerance + Assembly max. tolerance</td></tr><tr><td>A2</td><td>$A2 \geq 0.5$</td></tr><tr><td>B1</td><td>$B1 \geq 0.5$</td></tr><tr><td>B2</td><td>$B2 \geq 0.8$</td></tr></table></div>		Item	Suggestion	Remark	A1	$A1 \geq 0.5$	Gap \geq Panel outline max. tolerance + Assembly max. tolerance	A2	$A2 \geq 0.5$	B1	$B1 \geq 0.5$	B2	$B2 \geq 0.8$
Item	Suggestion	Remark											
A1	$A1 \geq 0.5$	Gap \geq Panel outline max. tolerance + Assembly max. tolerance											
A2	$A2 \geq 0.5$												
B1	$B1 \geq 0.5$												
B2	$B2 \geq 0.8$												
Definition	<p>Gap Design between panel & around structure needs to consider the maximum tolerances of panel outline and assembly at the same time.</p> <p>Gap Design suggestion is shown as A1/A2/B1/B2 on the chart.</p>												



4	Gap between panel & bezel
	
Definition	<p>The gap between system bezel & panel surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system front-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test, or during pooling inspection procedure.</p> <p>To remain the sufficient gap, design with system rib higher than maximum panel thickness is recommended.</p> <p>The sufficient gap design is greater or equal to 0.1mm.</p>

5	Cable routing behind panel																				
																					
Definition	<p>It is strongly recommended that cables route around the panel outline, not overlap with the panel outline (including PCB). Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur.</p> <p>If any routings across panel outline are needed, we suggest design as below:</p> <ul style="list-style-type: none">-Using FFC/FPC to replace cables.-Routing at the right or left area of panel metal rear.-Avoid any routings at the step of panel or A cover.-No interference to panel.-It should not overlap TCON, COF/FPC, Driver IC																				
6	Interference examination of antenna cable and Web Cam wire																				
<ul style="list-style-type: none">To prevent panel damage, we suggest using CCD FPC to replace CCD cableUsing double tape to fix LCM module for no bracket design.																					
<div></div> <table><tr><td></td><td></td><td>Rear Cover Width(A)</td><td>A = 30mm</td></tr><tr><td></td><td></td><td>Cover edge to Double Tape(B)</td><td>B = 3.0mm</td></tr><tr><td></td><td></td><td>CCD FPC thickness</td><td><0.1mm</td></tr><tr><td></td><td></td><td>Sponge thickness</td><td>0.5mm</td></tr><tr><td></td><td></td><td></td><td>0.2~0.3mm(compressed)</td></tr></table>				Rear Cover Width(A)	A = 30mm			Cover edge to Double Tape(B)	B = 3.0mm			CCD FPC thickness	<0.1mm			Sponge thickness	0.5mm				0.2~0.3mm(compressed)
		Rear Cover Width(A)	A = 30mm																		
		Cover edge to Double Tape(B)	B = 3.0mm																		
		CCD FPC thickness	<0.1mm																		
		Sponge thickness	0.5mm																		
			0.2~0.3mm(compressed)																		
Definition	<p>If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge(Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire.(Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC)</p> <p>Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>																				


7	System rear-cover inner surface examination
	
Definition	Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.
8	Tape/sponge design on system inner surface
	
Definition	To prevent peeling the bezel tape in rework process. The length of double tape is $30 - (A+B)$, A is bezel tape length and B is the double tape attaching tolerance. Ex :A :2mm, B:2mm, the length of double tape is $30-(2+2)=26\text{mm}$.


9	Material used for system rear-cover <div data-bbox="534 257 1165 436" data-label="Image"> </div> <p>System rear-cover material: Al-Mg alloy System rear-cover thickness: 1.5mm</p>
Definition	<p>System rear-cover material with high rigidity is needed to resist deformation during scuffing test, hinge test, pogo test, or backpack test. Abnormal display, white spot, pooling issue may occur if low rigidity material is used. Solid structure design of system rear-cover may also influence the rigidity of system rear-cover. The deformation of system rear-cover should not caused interference.</p>
10	C cover shape design <div data-bbox="411 884 1252 1422" data-label="Image"> </div>
Definition	<p>The F step design on C Cover less than or equal to 0.3mm is recommended. If F step exceeds 0.3mm, the slop edge design is necessary to prevent panel crack.</p>

11	Assembly SOP examination for system front-cover with Hook design 
Definition	<p>To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.</p>
12	Adhesive design between panel & bezel <div style="display: flex; justify-content: space-around;"> <div style="border: 1px solid black; padding: 5px; width: 45%;"> <p style="text-align: center;">OK</p>  <p>• Risk : Bezel Tape Peeling happened in a rework or reassembly process.</p> </div> <div style="border: 1px solid black; padding: 5px; width: 45%;"> <p style="text-align: center;">NG</p>  <p>• Risk : Pooling or light leakage due to stress concentration at B-cover opening</p> </div> </div>
Definition	<p>To prevent panel crack during system front-cover assembly process with double tape design, When system applied adhesive between B-Cover and LCD module, please design a distance 1.00mm between B-Cover's adhesive and CF pol. Do NOT put adhesive on CF pol.</p> <p>Adhesive material need be qualified to prevent from doing damage to cell tape after rework.</p> <p>Adhesive material need be qualified to prevent abnormal noise when hinge swinging test.</p>

13	System front-cover assembly reference with Double tape design
	
Definition	To prevent system front-cover peeling at double tape contact area, A gap between B-Cover & CF-Pol. Is 0.1mm min.
14	System front-cover opening area reference with TFT-LCD module
	
Definition	To prevent panel the noise of B-cover & CF Pol. Distance from CF Pol. edge to front-cover edge more than 0.65mm.

15	Color of system front-cover material
	<p>The diagrams illustrate the importance of using dark-colored material for the system front-cover to prevent light leakage. The top section shows a cross-section of the LCD and Backlight assembly. In the first case (marked with a red 'X'), the system front-cover is light-colored, allowing light to leak out, indicated by orange arrows labeled 'Light Leakage'. In the second case (marked with a green circle), the system front-cover is dark-colored, preventing light leakage. The bottom section shows a top-down view of the Panel Module. In the first case (marked with a red 'X'), the system front-cover or TP is light-colored, allowing light to leak out, indicated by yellow arrows labeled 'Light leakage'. In the second case (marked with a green circle), the system front-cover or TP is dark-colored, preventing light leakage.</p>
Definition	To prevent light leakage is seen at system front-cover due to material transparency, we suggest using dark color material (black) for system front-cover design.

16	Design Gap between System Front-cover & TOD LCD module surface
 <p style="text-align: center;">$0.15 \leq \text{Gap A} \leq 0.20 \text{ mm}$</p>	
Definition	<p>Gap A between system front-cover & TOD LCD module surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system front-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test, or during pooling inspection procedure.</p> <p>To remain sufficient gap for first graph, design value for front-cover depth is recommended higher than module wing depth.</p>

17	System Front-cover dimension suggestion												
													
<table><tr><th>System Front Cover Open TOP to CF Pol. (A)</th><th>System Front Cover Chamfer (B)</th><th>System Front Cover Open to AA (C)</th><th>Bezel Tape Edge to Double Tape (D)</th><th>System Front Cover thickness (E)</th><th>Double Tape Thickness (F)</th></tr><tr><td>0.8mm Max</td><td>8~20°</td><td>$0.7 \leq (B) \leq 0.9\text{mm}$</td><td>1.0 mm Min</td><td>1.2mm MAX</td><td>$0.05 \leq (F) \leq 0.08\text{mm}$</td></tr></table>		System Front Cover Open TOP to CF Pol. (A)	System Front Cover Chamfer (B)	System Front Cover Open to AA (C)	Bezel Tape Edge to Double Tape (D)	System Front Cover thickness (E)	Double Tape Thickness (F)	0.8mm Max	8~20°	$0.7 \leq (B) \leq 0.9\text{mm}$	1.0 mm Min	1.2mm MAX	$0.05 \leq (F) \leq 0.08\text{mm}$
System Front Cover Open TOP to CF Pol. (A)	System Front Cover Chamfer (B)	System Front Cover Open to AA (C)	Bezel Tape Edge to Double Tape (D)	System Front Cover thickness (E)	Double Tape Thickness (F)								
0.8mm Max	8~20°	$0.7 \leq (B) \leq 0.9\text{mm}$	1.0 mm Min	1.2mm MAX	$0.05 \leq (F) \leq 0.08\text{mm}$								
<p>CAUTION :</p> <p>In order to avoid the risk of bezel tape peeling, INX suggest not to attach any double tape on bezel tape; if necessary, the location of duuble tape attach must follow INX design guidance.</p>													
Definition	To achieve better touch sensibility, INX suggests to follow design value as recommended , Recommended dimension is shown in above graph.												

18

Suggestions for rotation direction from landscape to portrait

