

- Tentative Specification
- Preliminary Specification
- Approval Specification

**MODEL NO.: G121XCE**  
**SUFFIX: LM2**

**Customer:**

**APPROVED BY**

**SIGNATURE**

**Name / Title**

Note

Please return 1 copy for your confirmation with your signature and comments.

Approved By	Checked By	Prepared By
林秋森	吳承旻	馬守勝

**CONTENTS**

<b>1. GENERAL DESCRIPTION .....</b>	<b>5</b>
1.1 OVERVIEW .....	5
1.2 FEATURE .....	5
1.3 APPLICATION .....	5
1.4 GENERAL SPECIFICATIONS .....	5
1.5 MECHANICAL SPECIFICATIONS .....	6
<b>2. ABSOLUTE MAXIMUM RATINGS .....</b>	<b>7</b>
2.1 ABSOLUTE RATINGS OF ENVIRONMENT .....	7
2.2 ELECTRICAL ABSOLUTE RATINGS .....	8
2.2.1 TFT LCD MODULE .....	8
2.2.2 BACKLIGHT UNIT .....	8
<b>3. ELECTRICAL CHARACTERISTICS .....</b>	<b>9</b>
3.1 TFT LCD MODULE .....	9
3.2 BACKLIGHT UNIT .....	10
<b>4. BLOCK DIAGRAM .....</b>	<b>12</b>
4.1 TFT LCD MODULE .....	12
<b>5. INPUT TERMINAL PIN ASSIGNMENT .....</b>	<b>13</b>
5.1 TFT LCD MODULE .....	13
5.2 BACKLIGHT UNIT(Converter connector pin) .....	14
5.3 COLOR DATA INPUT ASSIGNMENT .....	15
<b>6. INTERFACE TIMING .....</b>	<b>16</b>
6.1 INPUT SIGNAL TIMING SPECIFICATIONS .....	16
6.2 POWER ON/OFF SEQUENCE .....	18
6.3 THE INPUT DATA FORMAT .....	20
6.4 SCANNING DIRECTION .....	21
<b>7. OPTICAL CHARACTERISTICS .....</b>	<b>21</b>
7.1 TEST CONDITIONS .....	21
7.2 OPTICAL SPECIFICATIONS .....	21
<b>8. RELIABILITY TEST CRITERIA .....</b>	<b>25</b>
<b>9. PACKAGING .....</b>	<b>26</b>
9.1 PACKING SPECIFICATIONS .....	26
9.2 PACKING METHOD .....	26
9.3 UN-PACKING METHOD .....	27
<b>10. DEFINITION OF LABELS .....</b>	<b>28</b>
10.1 INX MODULE LABEL .....	28
<b>11. PRECAUTIONS .....</b>	<b>29</b>
11.1 ASSEMBLY AND HANDLING PRECAUTIONS .....	29

11.2 STORAGE PRECAUTIONS.....	29
11.3 OTHER PRECAUTIONS.....	30
<b>12. MECHANICAL CHARACTERISTICS .....</b>	<b>31</b>
<b>Appendix. SYSTEM COVER DESIGN NOTICE .....</b>	<b>33</b>

## REVISION HISTORY

## 1. GENERAL DESCRIPTION

### 1.1 OVERVIEW

G121XCE-LM2 is a 12.1" TFT Liquid Crystal Display IA module with LED Backlight units and 20 pins LVDS interface. This module supports 1024 x 768 XGA mode and can display 16.7M/262k colors.

The PSWG is to establish a set of displays with standard mechanical dimensions and select electrical interface requirements for an industry standard 12.1" XGA LCD panel and the LED driving device for Backlight is built in PCBA.

### 1.2 FEATURE

- XGA (1024 x 768 pixels) resolution
- DE (Data Enable) only mode
- LVDS Interface with 1pixel/clock
- PSWG (Panel Standardization Working Group)
- Wide operating temperature.
- RoHS compliance

### 1.3 APPLICATION

- TFT LCD Monitor
- Factory Application
- Amusement

### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Diagonal Size	12.1	inch	
Active Area	245.76(H) x 184.32(V)	mm	(1)
Bezel Opening Area	249.0 x 187.5	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1024 x R.G.B. x 768	pixel	-
Pixel Pitch	0.240(H) x 0.240(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262k/16.7M	color	-
Display Mode	Normally black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Module Power Consumption	7.83W (white pattern)	W	Typ. (3)

**1.5 MECHANICAL SPECIFICATIONS**

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	260	260.5	261	mm	(1)
	Vertical(V)	203.5	204	204.5	mm	
	Depth(D)	7.95	8.45	8.95	mm	
Bezel Area	Horizontal	248.5	249	249.5	mm	-
	Vertical	187	187.5	188	mm	-
Active Area	Horizontal	-	245.76	-	mm	-
	Vertical	-	184.32	-	mm	-
Weight		415	435	455	g	-

Note (1)Please refer to the attached drawings for more information of front and back outline dimensions.

## 2. ABSOLUTE MAXIMUM RATINGS


### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Operating Ambient Temperature	$T_{OP}$	-30	+70	°C	(1)(2)
Storage Temperature	$T_{ST}$	-40	+80	°C	(1)(2)

Note (1)

- (a) 90 %RH Max.
- (b) Wet-bulb temperature should be 39 °C Max.
- (c) No condensation.

Note (2) Panel surface temperature should be 65°C max under  $V_{cc}=3.3V$ ,  $f_r =60Hz$ , typical LED string current, 25°C ambient temperature, and no humidity control . Any condition of ambient operating temperature the surface of active area should be keeping not higher than 65°C..



## 2.2 ELECTRICAL ABSOLUTE RATINGS

### 2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	4	V	(1)

### 2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Converter Voltage	V <sub>i</sub>	-0.3	18	V	(1) , (2)
Enable Voltage	EN	-0.3	5.5	V	
Backlight Adjust	ADJ	-0.3	5.5	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for LED (Refer to 3.2 for further information).



## 3. ELECTRICAL CHARACTERISTICS

## 3.1 TFT LCD MODULE

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V	
Ripple Voltage	V <sub>RP</sub>	-	-	200	mVp-p	
Inrush Current	I <sub>INRUSH</sub>	-	-	2	A	(2)
Power Supply Current	White	-	553.8	656.8	mA	(3)a
	Black	-	323.0	374.0	mA	(3)b
LVDS differential input voltage	V <sub>ID</sub>	100	-	600	mV	
LVDS common input voltage	V <sub>IC</sub>	1.0	1.2	1.4	V	
Power Consumption	P <sub>L</sub>	-	1827.54	2167.31	mW	
Differential Input Voltage for LVDS Receiver Threshold	"H" Level	+100	-	-	mV	
	"L" Level	-	-	-100	mV	
Terminating Resistor	R <sub>T</sub>	-	100	-	Ohm	

Note (1)The module should be always operated within above ranges.

Note (2)Measurement Conditions:




Note (3) The specified power supply current is under the conditions at  $V_{DD} = 3.3V$ ,  $T_a = 25 \pm 2 ^\circ C$ , DC Current and  $f_v = 60$  Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern



Active Area

b. Black Pattern




Active Area

### 3.2 BACKLIGHT UNIT

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Converter Input Voltage	$V_i$	10.8	12.0	13.2	$V_{DC}$	(Duty 100%)
Converter Input Ripple Voltage	$V_{iRP}$	-	-	500	mV	
Converter Input Current	$I_i$	-	0.8	1.0	$A_{DC}$	@ $V_i = 12V$ (Duty 100%)
Converter Inrush Current	$I_{iRUSH}$	-	-	3.0	A	@ $V_i$ rising time = 20ms ( $V_i = 12V$ )
Backlight Power Consumption	$P_{BL}$	4.8	6	7.8	W	@ $V_i = 12V$ (Duty 100%)
EN Control Level	Backlight on	ENLED	2.0	3.3	V	
	Backlight off	(BLON)	0	-	V	
PWM Control Level	PWM High Level	Dimming	2.0	-	V	
	PWM Low Level	(E_PWM)	0	-	V	
PWN Noise Range	$V_{Noise}$	-	-	0.1	V	
PWM Control Frequency	$f_{PWM}$	190	200	20k	Hz	(2)
PWM Dimming Control Duty Ratio	-	5	-	100	%	(2), @ 190Hz < $f_{PWM}$ < 1kHz
		20	-	100	%	(2), @ 1kHz $\leq f_{PWM}$ < 20kHz
LED Life Time	$L_{LED}$	50,000		-	Hrs	(3)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) At 190 ~1kHz PWM control frequency, duty ratio range is restricted from 5% to 100%.


1K ~20kHz PWM control frequency, duty ratio range is restricted from 20% to 100%.

If PWM control frequency is applied in the range from 1KHz to 20KHZ, The “non-linear” phenomenon on the Backlight Unit may be found. So It's a suggestion that PWM control frequency should be less than 1KHz.

Note (3) The lifetime of LED is estimated data and defined as the time when it continues to operate under the conditions at  $T_a = 25 \pm 2 ^\circ\text{C}$  and Duty 100% until the brightness becomes  $\leq 50\%$  of its original value. Operating LED at high temperature condition will reduce life time and lead to color shift.

## 4. BLOCK DIAGRAM

## 4.1 TFT LCD MODULE



## 5. INPUT TERMINAL PIN ASSIGNMENT

### 5.1 TFT LCD MODULE


Pin	Name	Description	Remark
1	RX3+	Differential Data Input, CH3 ( Positive )	
2	RX3-	Differential Data Input, CH3 ( Negative )	
3	NC	NC	
4	SEL68	LVDS 6/8 bit select function control, Low → 6 bit Input Mode High → 8bit Input Mode	Note (3) (4)
5	GND	Ground	
6	RXC+	Differential Clock Input ( Positive )	
7	RXC-	Differential Clock Input ( Negative )	
8	GND	Ground	
9	RX2+	Differential Data Input , CH2 ( Positive )	
10	RX2-	Differential Data Input , CH2 ( Negative )	
11	NC	For LCD internal use only, Do not connect	
12	RX1+	Differential Data Input , CH1 ( Positive )	
13	RX1-	Differential Data Input, CH1 ( Negative )	
14	NC	For LCD internal use only, Do not connect	
15	RX0+	Differential Data Input, CH0 ( Positive )	
16	RX0-	Differential Data Input, CH0 ( Negative )	
17	NC	NC	
18	NC	NC	
19	VCC	Power supply	
20	VCC	Power supply	

Note (1) Connector Part No.: P-Two 187191-20101-3 or equivalent.

Note (2)User's connector Part No.: JAE FI-SE20ME or equivalent.

Note (3) "Low" stands for 0V. "High" stands for 3.3V.

Note (4) SEL68.




## 5.2 BACKLIGHT UNIT(Converter connector pin)

Pin	Symbol	Description	Remark
1	$V_i$	Converter input voltage	12V
2	$V_i$	Converter input voltage	12V
3	$V_i$	Converter input voltage	12V
4	$V_i$	Converter input voltage	12V
5	$V_{GND}$	Converter ground	Ground
6	$V_{GND}$	Converter ground	Ground
7	$V_{GND}$	Converter ground	Ground
8	$V_{GND}$	Converter ground	Ground
9	EN	Enable pin	3.3V, Note (3)
10	ADJ	Backlight Adjust	PWM Dimming (190-210Hz, Hi: 3.3V <sub>DC</sub> , Lo: 0V <sub>DC</sub> ), Note (3)

Note (1) Connector Part No.: 91208-01001-H01 (ACES) or equivalent.

Note (2) User's connector Part No.: 91209-01011 (ACES) or equivalent.

Note (3) EN(BLON), ADJ(E\_PWM) as shown below :



### 5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(64)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Green	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	1	1	1	1	1	0	1	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0
	Green(64)	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Blue	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	:	:	:	:	:	:	:	:	:	:	:	:	1	0	0	0	0	0	0
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Blue(64)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1)0: Low Level Voltage, 1: High Level Voltage

## 6. INTERFACE TIMING

### 6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Clock	Frequency	$F_c$	57.7	65	73.6	MHz	-
	Period	$T_c$	13.6	15.4	17.3	ns	
	Input cycle to cycle jitter	$T_{rcl}$	---	---	200	ns	(a)
	Input Clock to data skew	$TLVCCS$	$-0.02*T_c$	---	$0.02*T_c$	ps	(b)
	Spread spectrum modulation range	$F_{ckin\_mod}$	$0.987*F_c$	---	$1.013*F_c$	MHz	(c)
	Spread spectrum modulation frequency	$F_{SSM}$	---	---	200	KHz	
	High Time	$T_{ch}$	---	$4/7$	---	$T_{ch}$	
	Low Time	$T_{cl}$	---	$3/7$	---	$T_{ch}$	
Vertical Display Term	Frame Rate	$Fr$	---	60	---	Hz	$T_v=T_{vd}+T_{vb}$
	Total	$T_v$	776	806	838	Th	-
	Active Display	$T_{vd}$	768	768	768	Th	-
	Blank	$T_{vb}$	8	38	70	Th	-
Horizontal Display Term	Total	$Th$	1240	1344	1464	Tc	$Th=Thd+Thb$
	Active Display	$Thd$	1024	1024	1024	Tc	-
	Blank	$Thb$	216	320	440	Tc	-


Note (1) Because this module is operated by DE only mode, Hsync and Vsync input signals should be set to low logic level or ground. Otherwise, this module would operate abnormally.

Note (2) The  $T_v(T_{vd}+T_{vb})$  must be integer, otherwise, the module would operate abnormally.


#### INPUT SIGNAL TIMING DIAGRAM




TIMING DIAGRAM of LVDS




Note (a) The input clock cycle-to-cycle jitter is defined as below figures.  $T_{rcl} = |T_1 - T_2|$



Note (b) Input Clock to data skew is defined as below figures.




Note (c) The SSCG (Spread spectrum clock generator) is defined as below figures.



## 6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD assembly, the power on/off sequence should be as the diagram below.




Parameter	Value			Units
	Min	Typ	Max	
T1	0.5	-	10	ms
T2	0	-	50	ms
T3	0	-	50	ms
T4	500	-	-	ms
T5	450	-	-	ms
T6	200	-	-	ms
T7	10	-	100	ms
T8	10	-	-	ms
T9	10	-	-	ms
T10	20	-	50	ms

Note:

- (1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
- (2) When the backlight turns on before the LCD operation of the LCD turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.
- (6) INX won't take any responsibility for the products which are damaged by the customers not following the Power Sequence.
- (7) There might be slight electronic noise when LCD is turned off (even backlight unit is also off). To avoid this symptom, we suggest "Vcc falling timing" to follow "T7 spec".

## 6.3 THE INPUT DATA FORMAT



Note (1) R/G/B data 7: MSB, R/G/B data 0: LSB

Note (2) Please follow PSWG

Signal Name	Description	Remark
R7 R6 R5 R4 R3 R2 R1 R0	Red Data 7 (MSB) Red Data 6 Red Data 5 Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB)	Red-pixel Data Each red pixel's brightness data consists of these 8 bits pixel data.
G7 G6 G5 G4 G3 G2 G1 G0	Green Data 7 (MSB) GreenData 6 GreenData 5 GreenData 4 GreenData 3 GreenData 2 GreenData 1 GreenData 0 (LSB)	Green-pixel Data Each green pixel's brightness data consists of these 8 bits pixel data.
B7 B6 B5 B4 B3 B2 B1 B0	Blue Data 7 (MSB) Blue Data 6 Blue Data 5 Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB)	Blue-pixel Data Each blue pixel's brightness data consists of these 8 bits pixel data.
RXCLKIN+ RXCLKIN-	LVDS Clock Input	
DE	Display Enable	
VS	Vertical Sync	
HS	Horizontal Sync	

Note (3) Output signals from any system shall be low or Hi-Z state when VCC is off.

## 6.4 SCANNING DIRECTION

The following figures show the image see from the front view. The arrow indicates the direction of scan.



PCBA on the Top side

## 7. OPTICAL CHARACTERISTICS

### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	T <sub>a</sub>	25±2	°C
Ambient Humidity	H <sub>a</sub>	50±10	%RH
Supply Voltage	According to typical value and tolerance in "ELECTRICAL CHARACTERISTICS"		
Input Signal			
PWM Duty Ratio	D	100	%

### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown here and all items are measured at the center point of screen unless otherwise noted. The following items should be measured under the test conditions described above and stable conditions shown in Note (5).

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Color Chromaticity	Red	θ <sub>X</sub> =0°, θ <sub>Y</sub> =0° Grayscale Maximum	(0.600)	(0.650)	(0.700)	-	(1), (5)	
			(0.293)	(0.343)	(0.393)	-		
	Green		(0.274)	(0.324)	(0.374)	-		
			(0.555)	(0.607)	(0.655)	-		
	Blue		(0.103)	(0.153)	(0.203)	-		
			(0)	(0.042)	(0.092)	-		
	White		0.263	0.313	0.363	-		
			0.279	0.329	0.379	-		
Center Luminance of White	L <sub>c</sub>		400	500		-	(4), (5)	
Contrast Ratio	CR		700	1000	-	-	(2), (5)	
Response Time	T <sub>R</sub>	θ <sub>X</sub> =0°, θ <sub>Y</sub> =0°	-	13	18	ms	(3)	
	T <sub>F</sub>		-	12	17	ms		
White Variation	δW	θ <sub>X</sub> =0°, θ <sub>Y</sub> =0°	72	80	-	%	(5), (6).	
Viewing Angle	Horizontal	CR≥10	85	89	-	Deg. (1), (5)		
			85	89	-			
	Vertical		85	89	-			
			85	89				

Definition :

Grayscale Maximum : Grayscale 255 (10 bits: grayscale 1023 ; 8 bits : grayscale 255 ; 6 bits: grayscale 63)

Version 0.0


31 March 2025

54 / 54

White : Luminance of Grayscale Maximum (All R,G,B)

Black : Luminance of grayscale 0 (All R,G,B)

Note (1)Definition of Viewing Angle ( $\theta_x$ ,  $\theta_y$ ):




Note (2)Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression at center point.

Contrast Ratio (CR) = White / Black

Note (3)Definition of Response Time ( $T_R$ ,  $T_F$ ):




Note (4) Definition of Luminance of White ( $L_c$ ):

Measure the luminance of White at center point.

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 40 minutes in a windless room. The measurement placement of module should be in accordance with module drawing.




Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of White at 5 points.

Luminance of White :  $L(X)$  , where X is from 1 to 5

$$\delta W = \frac{\text{Minimum} [ L(1) \text{ to } L(5) ]}{\text{Maximum} [ L(1) \text{ to } L(5) ]} \times 100\%$$



**8. RELIABILITY TEST CRITERIA**

Test Item	Test Condition	Note
High Temperature Storage Test	80°C, 240 hours	(1),(2) (4),(5)
Low Temperature Storage Test	-40°C, 240 hours	
Thermal Shock Storage Test	-30°C, 0.5 hour $\leftrightarrow$ 70°C, 0.5 hour; 100cycles, 1 hour/cycle)	
High Temperature Operation Test	80°C, 240 hours	
Low Temperature Operation Test	-30°C, 240 hours	
High Temperature & High Humidity Operation Test	60°C, RH 90%, 240 hours	
ESD Test (Operation)	150pF, 330Ω, 1 sec/cycle Condition 1 : panel contact, $\pm 8$ KV Condition 2 : panel non-contact $\pm 15$ KV	(1), (4)
Shock (Non-Operating)	50G, 11ms, half sine wave, 1 time for $\pm X$ , $\pm Y$ , $\pm Z$ direction	(2), (3)
Vibration (Non-Operating)	1.5G, 10 ~ 300 Hz sine wave, 30 min/cycle, 1 cycles each X, Y, Z direction	

Note (1)There should be no condensation on the surface of panel during test ,

Note (2) Temperature of panel display surface area should be 65°C Max.

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Note (4) In the standard conditions, there is no function failure issue occurred. All the cosmetic specification is judged before reliability test.


Note (5) Before cosmetic and function test, the product must have enough recovery time, at least 24 hours at room temperature.

## 9. PACKAGING

### 9.1 PACKING SPECIFICATIONS


- (1) 18pcs LCD modules / 1 Box
- (2) Box dimensions: 465 (L) X 362 (W) X 314 (H) mm
- (3) Weight: approximately 9.3Kg (18 modules per box)

### 9.2 PACKING METHOD



**Figure. 9-1 Packing method**

Sea / Land Transportation (40ft Container)



Air Transportation




Figure. 9-2 Packing method

### 9.3 UN-PACKING METHOD





Figure. 9-3 UN-Packing method

## 10. DEFINITION OF LABELS

### 10.1 INX MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.




Note (1) Safety Compliance(UL logo) will open after C1 version.

(a) Model Name: G121XCE-LM2

(b) \* \* \* \* : Factory ID

(c) Serial ID: XXXXXXXYMDXNNNN



Serial
INX Internal Use
Year, Month, Date
INX Internal Use
Revision
INX Internal Use

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2021~2029

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

## 11. PRECAUTIONS

### 11.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

### 11.2 STORAGE PRECAUTIONS

- (1) When storing for a long time, the following precautions are necessary.
  - (a) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 30°C at humidity 50+-10%RH.
  - (b) The polarizer surface should not come in contact with any other object.
  - (c) It is recommended that they be stored in the container in which they were shipped.
  - (d) Storage condition is guaranteed under packing conditions.
- (e) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition
- (2) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (3) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (4) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.
- (5) Storage must be in a fully packaged state (PET bag) and do not expose the sample (module)

### 11.3 OTHER PRECAUTIONS

#### (1) Normal operating condition

##### (a) Display pattern: dynamic pattern (Real display)


(Note) Long-term static display can cause image sticking.


#### (2) Operating usages to protect against image sticking due to long-term static display

##### (a) Static information display recommended to use with moving image.




#### (3) Abnormal condition just means conditions except normal condition.

## 12. MECHANICAL CHARACTERISTICS











Appendix. SYSTEM COVER DESIGN NOTICE



1	<b>Set Chassis and IA Module touching Mode</b>
	
	
	
Definition	<p>a. To prevent from abnormal display &amp; white spot after mechanical test, it is not recommended to use spring type chassis.</p> <p>b. We suggest the contact mode between Chassis and Module rear cover is Tape/Sponge, second is Flat sheet metal type chassis.</p>

2

Tape/Sponge design on system inner surface




Definition	<p>a. To prevent from abnormal display &amp; white spot after mechanical test, we suggest using Tape/Sponge as medium between chassis and Module rear cover could reduce the occurrence of white spot.</p> <p>b. When using the Tape/Sponge, we suggest it be lay over between set chassis and Module rear cover. It is not recommended to add Tape/Sponge in separate location. Since each Tape/Sponge may act as pressure concentration location.</p>

3 System inner surface examination	
	 <p>The hatch area</p>
	 <p>Module</p> <p>Burr</p> <p>PCBA</p> <p>Chassis</p> <p>Step</p> <p>System cover inner surface</p>
Definition	<p>a. The hatch area on Module PCBA should keep at least 1mm gap(X,Y,Z direction) to any structure with system cover inner surface.</p> <p>b. Burr, Step, PCB protrusion may cause stress concentration. White spot may occur during reliability test.</p>

4

Material used for system rear-cover




Definition

System rear-cover material with high rigidity is needed to resist deformation during scuffing test, hinge test, pogo test or backpack test. Abnormal display, white spot, pooling issue may occur if low rigidity material is used. Pooling issue may occur because screw's boss position for module's bracket are deformed open-close test. Solid structure design of system rear-cover may also influence the rigidity of system rear-cover. The deformation of system rear-cover should not caused interference.







5

Assembly SOP examination for system front-cover with hook structure




Definition

To prevent panel crack during system front-cover assembly process with hook structure, it is not recommended to press panel or any location that relate directly to the panel.

6	Permanent deformation of system cover after reliability test
○	
✗	
○	
✗	
✗	
✗	
Definition	<p>System cover including front cover and rear cover may deform during reliability test. Permanent deformation of system front cover and rear cover after reliability test should not interfere with panel. Because it may cause issue such as pooling, abnormal display, white spot and also cell creak.</p> <p>Note: If the interference cannot be avoided, please feel free to contract INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>

7

**Design gap A between panel & any components on system rear-cover**




Definition

System cover including front cover and rear cover may deform during reliability test. Permanent deformation of system front cover and rear cover after reliability test should not interfere with panel. Because it may cause issue such as pooling, abnormal display, white spot and also cell creak.  
Note: If the interference cannot be avoided, please feel free to contract INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

8

**Design gap B between system front-cover & panel surface**




Definition


Gap between system front-cover & panel surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system front-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test or during pooling inspection procedure.  
To remain sufficient gap, design with system rib higher than maximum panel thickness is recommended.  
Note: If the interference cannot be avoided, please feel free to contract INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

9

Design gap C between panel & system front-cover or protrusions




Definition	<p>Gap between panel &amp; system front-cover or protrusions is needed to prevent shock test failure. Because system front-cover or protrusions with small gap may hit panel during the test. Issue such as cell crack, abnormal display may occur.</p> <p>The gap should be large enough to absorb the maximum displacement during the test.</p> <p>Note: If the interference cannot be avoided, please feel free to contract INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>
------------	--



Parameter consideration for White Line Issue :

1	TP VA to LCD AA distance
2	TP Assembly tolerance
3	TP Ink Printing tolerance
4	Sponge thickness and tolerance
5	Inspection/Viewing Angle specification
6	Polarizer edge to LCD AA distance and tolerance


Polarizer edge to LCD AA distance can be derived by "AA~Outline" – "CF Pol~Outline" with respect to INX 2D Outline Drawing on each side.



Definition	For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear. Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.
	The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area. Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline"). Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer reference.

11

Design distance between TP AA to LCD AA



Definition

TP VA should avoid TP ink area covering LCD AA or causing the module frame to be exposed.

12

Use OCR Lamination



↑ F

Line pooling

Display Area

TP or Cover Glass

Line pooling

OCR




↑ F

Display Area

TP or Cover Glass

Line pooling

OCR



↑ F

Line pooling

Display Area

TP or Cover Glass

Line pooling

OCR




↑ F

Display Area

TP or Cover Glass

Line pooling



OCR



Definition	1.OCR glue as possible beyond module, in order to avoid Line Pooling 2.Add side glue to avoid Line Pooling
------------	---


13


Use OCA Lamination



Definition

- 1.OCA glue as possible plastered throughout the module, in order to avoid Line Pooling.
- 2.Add side glue to avoid Line Pooling


1	<b>Sponge area design behind panel</b>
	<p><b>OK</b></p> 
	<p><b>NG</b></p> 

2	<b>Gap between system rear-cover &amp; panel</b>
	

Definition	<p>The maximum thickness of sponge on the system rear-cover can not interfere to the maximum thickness of panel. Because the interference may cause stress concentration. Issues such as pooling, abnormal display, white spot, and cell crack may occur.</p> <p>Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>
------------	--

3

Gap Design between panel & around structure



Item	Suggestion	Remark
A1	$A1 \geq 0.5$	
A2	$A2 \geq 0.5$	
B1	$B1 \geq 0.5$	
B2	$B2 \geq 0.8$	Gap $\geq$ Panel outline max. tolerance + Assembly max. tolerance


Definition

Gap Design between panel & around structure needs to consider the maximum tolerances of panel outline and assembly at the same time.  
Gap Design suggestion is shown as A1/A2/B1/B2 on the chart.

4

Gap between panel & bezel

2. Gap  $\geq 0.1\text{mm}$




Definition

The gap between system bezel & panel surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system font-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test, or during pooling inspection procedure.  
To remain the sufficient gap, design with system rib higher than maximum panel thickness is recommended.  
The sufficient gap design is greater or equal to 0.1mm.

5

Cable routing behind panel




Definition

It is strongly recommended that cables route around the panel outline, not overlap with the panel outline (including PCB). Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur.  
 If any routings across panel outline are needed, we suggest design as below:  
 -Using FFC/FPC to replace cables.  
 -Routing at the right or left area of panel metal rear.  
 -Avoid any routings at the step of panel or A cover.  
 -No interference to panel.  
 -It should not overlap TCON, COF/FPC, Driver IC

6

Interference examination of antenna cable and Web Cam wire

- To prevent panel damage, we suggest using CCD FPC to replace CCD cable
- Using double tape to fix LCM module for no bracket design.




Definition

If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge(Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire.( Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC)  
 Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

7

**System rear-cover inner surface examination**




Definition

Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.

8

**Tape/sponge design on system inner surface**




Definition

To prevent peeling the bezel tape in rework process. The length of double tape is  $30 - (A+B)$ , A is bezel tape length and B is the double tape attaching tolerance.  
Ex :A :2mm, B:2mm, the length of double tape is  $30 - (2+2) = 26\text{mm}$ .

9

Material used for system rear-cover



System rear-cover material: Al-Mg alloy




System rear-cover thickness: 1.5mm

Definition

System rear-cover material with high rigidity is needed to resist deformation during scuffing test, hinge test, pogo test, or backpack test. Abnormal display, white spot, pooling issue may occur if low rigidity material is used. Solid structure design of system rear-cover may also influence the rigidity of system rear-cover. The deformation of system rear-cover should not cause interference.

10

C cover shape design




Definition

The F step design on C Cover less than or equal to 0.3mm is recommended. If F step exceeds 0.3mm, the slop edge design is necessary to prevent panel crack.

11

Assembly SOP examination for system front-cover with Hook design





Definition

To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.

12

Adhesive design between panel & bezel



Definition


To prevent panel crack during system front-cover assembly process with double tape design, When system applied adhesive between B-Cover and LCD module, please design a distance 1.00mm between B-Cover's adhesive and CF pol. Do **NOT** put adhesive on CF pol.

Adhesive material need be qualified to prevent from doing damage to cell tape after rework.

Adhesive material need be qualified to prevent abnormal noise when hinge swinging test.

13

System front-cover assembly reference with Double tape design




Definition

To prevent system front-cover peeling at double tape contact area, A gap between B-Cover & CF-Pol. Is 0.1mm min.

14

System front-cover opening area reference with TFT-LCD module







Definition

To prevent panel the noise of B-cover & CF Pol. Distance from CF Pol. edge to front-cover edge more than 0.65mm.


15

Color of system front-cover material



Definition	To prevent light leakage is seen at system front-cover due to material transparency, we suggest using dark color material (black) for system front-cover design.
------------	--

16 Design Gap between System Front-cover & TOD LCD module surface




$$0.15 \leq \text{Gap A} \leq 0.20 \text{ mm}$$

Definition

Gap A between system front-cover & TOD LCD module surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system font-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test, or during pooling inspection procedure. To remain sufficient gap for first graph, design value for front-cover depth is recommended higher than module wing depth.

17

System Front-cover dimension suggestion




System Front Cover Open TOP to CF Pol. (A)	System Front Cover Chamfer (B)	System Front Cover Open to AA (C)	Bezel Tape Edge to Double Tape (D)	System Front Cover thickness (E)	Double Tape Thickness (F)
0.8mm Max	8~20°	0.7 ≤ (B) ≤ 0.9mm	1.0 mm Min	1.2mm MAX	0.05 ≤ (F) ≤ 0.08mm

**CAUTION :**

In order to avoid the risk of bezel tape peeling, INX suggest not to attach any double tape on bezel tape; if necessary, the location of double tape attach must follow INX design guidance.

Definition

To achieve better touch sensibility, INX suggests to follow design value as recommended, Recommended dimension is shown in above graph.




&lt;Front View&gt;



&lt;Front View&gt;




&lt;Front View&gt;



&lt;Front View&gt;




&lt;Front View&gt;



&lt;Front View&gt;



&lt;Front View&gt;



&lt;Front View&gt;

Definition	To prevent from abnormal display & white spot after mechanical test, we recommend portrait placement. Note: Please pay attention to the PCBA position after portrait placement.
------------	--